03/12/04

Somparison of Original Claim 1 and Claim 2 and Amended Claim 4 and Claim 3

•	

A method for handling system management interrupts in a Original Claim Fand Claim 2 (emphasis added) multiprocessor computer system, comprising the steps of:

writing a predetermined signature to a predetermined register of

application to cause the first processor to initiate a system management interrupt; executing in a first processor a command of a software the first processor;

receiving at each processor an instruction that a software system management interrupt has been issued;

entering system management mode at each processor;

saving the register contents of each processor to a memory space associated with each respective processor; selecting a second processor as the system management interrupt

handler

scanning the contents of the memory space associated with each when the second processor locates the saved predetermined processor; and

the computers system, using the contents of the memory space associated signature in one of the memory spaces associated with the processors of with the predetermined signature for any parameters necessary for the handling of the system management interrupt.

handler comprises the step of selecting a second processor as the system step of selecting a second processor as the system management interrupt interrupts in a multiprocessor computer system of claim 1, wherein the management interrupt handler according to an arbitration scheme. The method for issuing and handling system management

interrupts in a multiprocessor computer system, comprising the steps of: (Amended) A method for handling system management

Following Amendment

writing a predetermined signature to a predetermined register of the a first processor;

application to cause the first processor to initiate a system management executing in a the first processor a command of a software interrupt;

receiving at each processor an instruction that a-software the system management interrupt has been issued;

entering system management mode at each processor;

saving the register contents of each processor to a memory space associated with each respective processor;

interrupt handler, the selection of the second processor as the system management interrupt handler being accomplished according to an selecting a second processor as the a system management arbitration scheme;

scanning the contents of the memory space associated with each processor; and

signature in one of the memory spaces associated with the processors when the second processor locates the saved predetermined of the computers system, using the contents of the memory space associated with the predetermined signature for any parameters necessary for the handling of the system management interrupt.

(Cancelled)

તં